OrCAD and Allegro 17.40.003 Hotfix

  • OrCAD and Allegro 17.40.003 Hotfix已关闭评论

链接:https://pan.baidu.com/s/1CJk0rtjEKFQlypWfW06Nwg   提取码:5lk4
Fixed CCRs: SPB 17.4 HF003     02-7-2020
CCRID Product ProductLevel2 Title
===============================================================
2174984 ADW DBEDITOR Local Flow Verify - Failed to verify the part due to the error null - FAILED
2180529 ADW DBEDITOR Unable to release a part - For logical part, pack type is present in chips.prt but missing in ptf
2193985 ADW PART_BROWSER Part Information Manager not displaying DRA footprints in lower-level folders
2195842 ALLEGRO_EDITOR ARTWORK Drill Symbol Triangle has an offset in Artwork
2191531 ALLEGRO_EDITOR DATABASE Export libraries cannot export package
2167460 ALLEGRO_EDITOR DFM DesignTrue annular ring SMD pin to antipad checks not working in HotFix 058
2186669 ALLEGRO_EDITOR DFM DFF check of 'Copper Spacing: Shape to Shape' should not generate DRC for shapes generated for teardrop
2184335 ALLEGRO_EDITOR EDIT_ETCH PCB Editor stops responding when routing an arc by using the 'Connect' command
2199429 ALLEGRO_EDITOR EDIT_ETCH PCB Editor stops responding when routing a cline
1744042 ALLEGRO_EDITOR GRAPHICS Unused pad suppression is not working on a few nets
2200146 ALLEGRO_EDITOR IN_DESIGN_ANA On creating groups for Return Path Analysis, PCB Editor crashes
2177214 ALLEGRO_EDITOR PAD_EDITOR Import/Export .pxml file issue: thermal data is not imported
2179169 ALLEGRO_EDITOR PLACEMENT Via array staggered not working
2183401 ALLEGRO_EDITOR SCHEM_FTB 17.4 Design sync is not working with spaces in the path
2193390 ALLEGRO_EDITOR SCHEM_FTB Capture crashes when board filename contains a space
2193886 ALLEGRO_EDITOR SCHEM_FTB Capture crashes if new layout name or path has spaces
2193896 ALLEGRO_EDITOR SCHEM_FTB Design Sync fails when there is space character in project directory
2205386 ALLEGRO_EDITOR SCHEM_FTB Capture 17.4 goes into 'not responding' mode when the design sync contains space or different characters
2206402 ALLEGRO_EDITOR SCHEM_FTB Design sync in capture stops responding if there are spaces in directory name
2207279 ALLEGRO_EDITOR SCHEM_FTB Design sync does not work. Gives error about something in session log, that is not there.
2211384 ALLEGRO_EDITOR SCHEM_FTB Design Sync fails when there is space character in project directory
2212155 ALLEGRO_EDITOR SCHEM_FTB Capture crash on creating new layout when design file path has space in it
2214652 ALLEGRO_EDITOR SCHEM_FTB Capture crash on creating new layout because of space in board filename
2199694 ALLEGRO_EDITOR SHAPE Board crashes with Shape update
2190606 ALLEGRO_EDITOR UI_FORMS Custom SKILL form display gets extended in release 17.4-2019
2190607 ALLEGRO_EDITOR UI_FORMS Property edit/assign window does not show Value column
2197816 ALLEGRO_EDITOR UI_FORMS In File > Import Logic/Netlist, TAB key selection is not working properly
2197844 ALLEGRO_EDITOR UI_FORMS Add space after the X and Y labels in the Define Grid window
2207434 ALLEGRO_EDITOR UI_FORMS GUI from SKILL routines are all truncated in release 17.4-2019 but are fine in previous releases
2213968 ALLEGRO_EDITOR UI_FORMS Issue with Property Edit - 'DYN_THERMAL_CON_TYPE ' Assign form: Form can be resized but is not dynamic
2215590 ALLEGRO_EDITOR UI_FORMS Edit property window has column with fixed size
2216405 ALLEGRO_EDITOR UI_FORMS assign window for Property Edit does not show Value column
2191455 ALLEGRO_EDITOR UI_GENERAL Alt key removes heads up display
2195848 ALLEGRO_EDITOR UI_GENERAL Panning does not work in 17.4 when pcb_autoroam environment variable is set
2205534 ALLEGRO_EDITOR UI_GENERAL Allegro editors and viewers crash if allegro_history set to 0.
2168018 ALLEGRO_PROD_TOOLB CORE PCB Design Compare - Limit check to outline extents only functionality
2172272 ALLEGRO_PROD_TOOLB CORE Placing a module in Fab panelization gives error message regarding handling nil
2163792 ALTM_TRANSLATOR PCB_EDITOR Third-party translator translating symbol names incorrectly
2079742 APD DIE_GENERATOR Die symbol property reset does not work
2200707 APD PADSTACK_EDIT Pad Editor cannot save the pad and cannot close it.
2197201 CAPTURE DRC PCB Footprint symbols in a completed 17.2 design are reported as missing in Capture Online DRC
2190454 CAPTURE NETLIST_ALLEG Cross-section layers not creating in Constraint Manager in release 17.4-2019
2191880 CAPTURE NETLIST_ALLEG Design sync is not respecting the character length limit specified in Create Netlist dialog under Setup
2195552 CAPTURE NETLIST_ALLEG Sync between Capture and PCB Editor fails if custom PCB Footprint property is used
2196312 CAPTURE NETLIST_ALLEG Design sync is not respecting the character length limit specified in Create Netlist dialog under Setup
2203680 CAPTURE NETLIST_ALLEG Netlsiting displays errors but the log file is empty
2198474 CAPTURE PCBFLOW Netrev process continuously running in background even when capture is left idle and nothing is happening
2104576 CONCEPT_HDL CORE Validating physical part information for components in design - DE-HDL stops responding for 2 minutes
2184466 CONCEPT_HDL CORE Choosing 'Rename signal' should prompt to save all pages
2186418 CONCEPT_HDL CORE Allegro Design Entry HDL crashes when run from command line
2187234 CONCEPT_HDL CORE Layer specific constraints are displayed incorrectly on the canvas
2187237 CONCEPT_HDL CORE Restrict modifying the text size of attributes on the canvas when a component is locked
2164539 CONCEPT_HDL CREFER Crefer missing when instance and part names are same
2195341 CONCEPT_HDL CREFER crefer treats all notes as left-justified in release 17.2-2016, HotFix 061
2191513 CONCEPT_HDL OTHER net_spacing_type cannot be deleted from nets
2211141 CONSTRAINT_MGR ANALYSIS CM physical - add via to from Library stops responding in release 17.4 HotFix 002
2213280 CONSTRAINT_MGR DATABASE Undesired multiple Targets set for a single Matched Group in CM
2187885 CONSTRAINT_MGR UI_FORMS Switching worksheets from "CSet Assignment Matrix" to other worksheet is slow
2195942 CONSTRAINT_MGR UI_FORMS Directive CM_FILTER_SKILL_DEFINED_PSCSETS is not working in release 17.4, HotFix 001
2175941 INSTALLATION BASE "Anyone who uses this computer (All Users)" is disabled even when the user is with Administrator privileges.
2195765 INSTALLATION BASE 'Install for all users' is grayed out while installing release 17.4-2019
2203319 INSTALLATION BASE "Anyone who uses this computer (All Users)" is disabled even when the user is with Administrator privileges.
2177200 ORBITIO LEFDEFINTERFA OrbitIO stops responding when importing Innovus created def
2180100 PSPICE LIBRARIES Incorrect search result and message for EVALAA
2166988 PULSE R2PLM Invalid credentials during login: require to close and run R2PLM
2195275 PULSE R2PLM Stale BOM is published unless BOM refresh icon is clicked
2189236 PULSE UNIFIED_SEARC "+" in part name causing errors in Search
2206626 PULSE UNIFIED_SEARC Search Providers does not allow to place parts and keeps waiting for result
2195018 SCM SETUP Adding PINUSE column to CCP crashes SCM
2187247 SIG_EXPLORER OTHER SigXPlorer crashes when launching Help > About
2188742 SIG_EXPLORER OTHER SigXPlorer cannot be launched with Aurora in release 17.4-2019
2190608 SYSTEM_CAPTURE ARCHIVER Error regarding missing cell on archiving a design
2173730 SYSTEM_CAPTURE DOCUMENTATION Application notes refer to incorrect location in release 17.4-2019
2185147 SYSTEM_CAPTURE DRC Crash while executing Tcl command 'setDRC' before opening the project
2168976 SYSTEM_CAPTURE PACKAGER RefDes conflict violation does not appear when PACK_IGNORE is removed from a part and a conflict is created
2168980 SYSTEM_CAPTURE PACKAGER RefDes disappears from the part because of PACK_IGNORE when doing a Copy/Paste

几种常用的PCB表面处理工艺及其优缺点 pcb设计

几种常用的PCB表面处理工艺及其优缺点

几种常用的PCB表面处理工艺及其优缺点和适用场景 我们在画好PCB后,将其发送给PCB板厂打样或者是批量生产,我们在给板厂下单时,会附上一份PCB加工工艺说明文档,其中有一项就是要注明选用哪种PCB表...
金百泽Allegro Skill工具长期使用方法 pcb设计

金百泽Allegro Skill工具长期使用方法

前几天有网友问,他一直在用的金百泽的EDA Skill工具提示过期不能再了,怎么破?这个金百泽的EDA Skill工具提供了一些了好用的Allegro扩展功能,能极大提高PCB Layout设计效率,...
PCB之器件相邻的焊盘间走线 pcb设计

PCB之器件相邻的焊盘间走线

对于QFP、QFN、SOP等小引脚间距SMT元器件的Layout,有时候我们会遇到该类元器件相邻Pin脚之间需要网络互联的情况。 发现很多同学图省事,直接在焊盘中间走线将pin脚短接。如下图所示   ...
在SMT元器件下方画PCB封装丝印的注意事项 pcb设计

在SMT元器件下方画PCB封装丝印的注意事项

PCB上的丝印是非常常见的,PCB上的丝印具有许多辅助性功能,例如:指示PCB的产品型号,制板日期,防火等级等,还有一些接口、跳线的标注等等不一而足。 对于非高密度板,我们习惯用丝印标出元器件的外框,...